An Empirical Study on Area, Power and Delay of a Class of Reversible Circuits in CMOS

Typeset version

 

TY  - CONF
  - Vasudevan, D; Popovici, E; Schellekens, M
  - Reversible Computing Workshop
  - An Empirical Study on Area, Power and Delay of a Class of Reversible Circuits in CMOS
  - 2010
  - July
  - Validated
  - 1
  - ()
  - Bremen, Germany
DA  - 2010/07
ER  - 
@inproceedings{V68162676,
   = {Vasudevan, D and  Popovici, E and  Schellekens, M},
   = {Reversible Computing Workshop},
   = {{An Empirical Study on Area, Power and Delay of a Class of Reversible Circuits in CMOS}},
   = {2010},
   = {July},
   = {Validated},
   = {1},
   = {()},
   = {Bremen, Germany},
  source = {IRIS}
}
AUTHORSVasudevan, D; Popovici, E; Schellekens, M
TITLEReversible Computing Workshop
PUBLICATION_NAMEAn Empirical Study on Area, Power and Delay of a Class of Reversible Circuits in CMOS
YEAR2010
MONTHJuly
STATUSValidated
PEER_REVIEW1
TIMES_CITED()
SEARCH_KEYWORD
EDITORS
START_PAGE
END_PAGE
LOCATIONBremen, Germany
START_DATE
END_DATE
ABSTRACT
FUNDED_BY
URL
DOI_LINK
FUNDING_BODY
GRANT_DETAILS