Skip to main navigation Skip to search Skip to main content

3-D sequential stacked planar devices featuring low-temperature replacement metal gate junctionless top devices with improved reliability

  • A. Vandooren
  • , J. Franco
  • , B. Parvais
  • , Z. Wu
  • , L. Witters
  • , A. Walke
  • , W. Li
  • , L. Peng
  • , V. Deshpande
  • , F. M. Bufler
  • , N. Rassoul
  • , G. Hellings
  • , G. Jamieson
  • , F. Inoue
  • , G. Verbinnen
  • , K. Devriendt
  • , L. Teugels
  • , N. Heylen
  • , E. Vecchio
  • , T. Zheng
    • E. Rosseel, W. Vanherle, A. Hikavyy, B. T. Chan, R. Ritzenthaler, G. Besnard, W. Schwarzenbach, G. Gaudin, I. Radu, B. Y. Nguyen, N. Waldron, V. De Heyn, D. Mocuta, N. Collaert
  • Interuniversitair Micro-Elektronica Centrum
  • Vrije Universiteit Brussel
  • Swiss Federal Institute of Technology Zurich
  • Soitec S.A.

Research output: Contribution to journal › Article › peer-review

Fingerprint

Dive into the research topics of '3-D sequential stacked planar devices featuring low-temperature replacement metal gate junctionless top devices with improved reliability'. Together they form a unique fingerprint.
Sort by

Engineering

Material Science