3D sequential stacked planar devices on 300 mm wafers featuring replacement metal gate junction-less top devices processed at 525°C with improved reliability
- A. Vandooren
- , J. Franco
- , B. Parvais
- , Z. Wu
- , L. Witters
- , A. Walke
- , W. Li
- , L. Peng
- , V. Desphande
- , F. M. Bufler
- , N. Rassoul
- , G. Hellings
- , G. Jamieson
- , F. Inoue
- , G. Verbinnen
- , K. Devriendt
- , L. Teugels
- , N. Heylen
- , E. Vecchio
- , T. Zheng
- Interuniversitair Micro-Elektronica Centrum
- Vrije Universiteit Brussel
- Swiss Federal Institute of Technology Zurich
- Soitec S.A.
Research output: Chapter in Book/Report/Conference proceedings › Conference proceeding › peer-review