A GF(24m) inverter and its application in a reconfigurable Tate pairing processor

Maurice Keller; Robert Ronan; William Marnane; Colin Murphy

doi:10.1109/RECONF.2006.307766

A GF(2^4m) inverter and its application in a reconfigurable Tate pairing processor

Maurice Keller
, Robert Ronan
, William Marnane
, Colin Murphy

University College Cork

Research output: Chapter in Book/Report/Conference proceedings › Chapter › peer-review

Abstract

This paper details an architecture for performing inversion in the field GF(2^4m), which is the field used in computing the Tate pairing on characteristic 2 supersingular elliptic curves. The inverter architecture is then used to improve the performance of a reconfigurable Tate pairing hardware accelerator. Implementation results for the improved processor on an FPGA are presented and compared to those of the basic processor without the inverter.

Original language	English
Title of host publication	Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006
Pages	158-167
Number of pages	10
DOIs	https://doi.org/10.1109/RECONF.2006.307766
Publication status	Published - 2006
Event	2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006 - San Luis Potosi, Mexico Duration: 20 Sep 2006 → 22 Sep 2006

Publication series

Name	Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006

Conference

Conference	2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006
Country/Territory	Mexico
City	San Luis Potosi
Period	20/09/06 → 22/09/06

Access to Document

10.1109/RECONF.2006.307766

Cite this

Keller, M., Ronan, R., Marnane, W., & Murphy, C. (2006). A GF(2^4m) inverter and its application in a reconfigurable Tate pairing processor. In Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006 (pp. 158-167). Article 4099986 (Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006). https://doi.org/10.1109/RECONF.2006.307766

Keller, Maurice ; Ronan, Robert ; Marnane, William et al. / A GF(2^4m) inverter and its application in a reconfigurable Tate pairing processor. Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006. 2006. pp. 158-167 (Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006).

@inbook{d64893516d9b45eeb334dcee4eb66e14,

title = "A GF(24m) inverter and its application in a reconfigurable Tate pairing processor",

abstract = "This paper details an architecture for performing inversion in the field GF(24m), which is the field used in computing the Tate pairing on characteristic 2 supersingular elliptic curves. The inverter architecture is then used to improve the performance of a reconfigurable Tate pairing hardware accelerator. Implementation results for the improved processor on an FPGA are presented and compared to those of the basic processor without the inverter.",

author = "Maurice Keller and Robert Ronan and William Marnane and Colin Murphy",

year = "2006",

doi = "10.1109/RECONF.2006.307766",

language = "English",

isbn = "1424406900",

series = "Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006",

pages = "158--167",

booktitle = "Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006",

note = "2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006 ; Conference date: 20-09-2006 Through 22-09-2006",

}

Keller, M, Ronan, R, Marnane, W & Murphy, C 2006, A GF(2^4m) inverter and its application in a reconfigurable Tate pairing processor. in Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006., 4099986, Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006, pp. 158-167, 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006, San Luis Potosi, Mexico, 20/09/06. https://doi.org/10.1109/RECONF.2006.307766

A GF(2^4m) inverter and its application in a reconfigurable Tate pairing processor. / Keller, Maurice; Ronan, Robert; Marnane, William et al.
Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006. 2006. p. 158-167 4099986 (Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006).

Research output: Chapter in Book/Report/Conference proceedings › Chapter › peer-review

TY - CHAP

T1 - A GF(24m) inverter and its application in a reconfigurable Tate pairing processor

AU - Keller, Maurice

AU - Ronan, Robert

AU - Marnane, William

AU - Murphy, Colin

PY - 2006

Y1 - 2006

N2 - This paper details an architecture for performing inversion in the field GF(24m), which is the field used in computing the Tate pairing on characteristic 2 supersingular elliptic curves. The inverter architecture is then used to improve the performance of a reconfigurable Tate pairing hardware accelerator. Implementation results for the improved processor on an FPGA are presented and compared to those of the basic processor without the inverter.

AB - This paper details an architecture for performing inversion in the field GF(24m), which is the field used in computing the Tate pairing on characteristic 2 supersingular elliptic curves. The inverter architecture is then used to improve the performance of a reconfigurable Tate pairing hardware accelerator. Implementation results for the improved processor on an FPGA are presented and compared to those of the basic processor without the inverter.

UR - https://www.scopus.com/pages/publications/46449102758

U2 - 10.1109/RECONF.2006.307766

DO - 10.1109/RECONF.2006.307766

M3 - Chapter

AN - SCOPUS:46449102758

SN - 1424406900

SN - 9781424406906

T3 - Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006

SP - 158

EP - 167

BT - Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006

T2 - 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006

Y2 - 20 September 2006 through 22 September 2006

ER -

Keller M, Ronan R, Marnane W , Murphy C. A GF(2^4m) inverter and its application in a reconfigurable Tate pairing processor. In Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006. 2006. p. 158-167. 4099986. (Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006). doi: 10.1109/RECONF.2006.307766