Correcting ADC jitter using DPLL timing error signal
- Haoyang Shen
- , Hao Zheng
- , Daniel O'Hare
- , Deepu John
- , Barry Cardiff
- University College Dublin
- University College Cork
Research output: Chapter in Book/Report/Conference proceedings › Conference proceeding › peer-review