Skip to main navigation Skip to search Skip to main content

Design and Implementation of 12-bit Vedic Multiplier using Optimized Decoder-based Adder

  • Arti Kumari
  • , Saurabh Kharwar
  • , Anjan Kumar
  • , Sangeeta Singh
  • National Institute of Technology Patna
  • GLA University

Research output: Chapter in Book/Report/Conference proceedingsConference proceedingpeer-review

Fingerprint

Dive into the research topics of 'Design and Implementation of 12-bit Vedic Multiplier using Optimized Decoder-based Adder'. Together they form a unique fingerprint.
Sort by

Computer Science