Design of a low power, sub-threshold, asynchronous arithmetic Logic Unit using a bidirectional adder
- Jiaoyan Chen
- , Dilip Vasudevan
- , Emanuel Popovici
- , Michel Schellekens
Research output: Chapter in Book/Report/Conference proceedings › Conference proceeding › peer-review