Abstract
Elliptic curve cryptography is highly suited for implementation in resource constrained environments, however, dedicated hardware accelerators are necessary to provide the low power/energy security required in small, battery powered devices. This paper presents a low energy ASIC implementation of an elliptic curve processor which consumes minimal energy per point multiplication, thereby prolonging battery life in constrained devices. The energy/power/area trade-off is explored. In 0.13 μm CMOS technology the architecture consumes a minimum of 1.32μJ at 500 kHz using a digit size of 15 and 24.6 kgates.
| Original language | English |
|---|---|
| Pages (from-to) | 287-296 |
| Number of pages | 10 |
| Journal | Lecture Notes in Computer Science |
| Volume | 5349 LNCS |
| DOIs | |
| Publication status | Published - 2009 |
| Event | 18th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2008 - Lisbon, Portugal Duration: 10 Sep 2008 → 12 Sep 2008 |