Ge- and III/V-CMP for integration of high mobility channel materials

Research output: Chapter in Book/Report/Conference proceedingsConference proceedingpeer-review

Abstract

For devices beyond the 15 nm generation the introduction of high mobility channel materials is foreseen. Ge has a very high hole mobility and is thus an interesting candidate for pMOS transistors. III/V-materials have very high electron mobility and thus provide interesting candidates for nMOS transistors. In this work we present a process-flow for the integration of Ge and III/V-materials as channel materials on bulk silicon wafers. The Ge- and III/V-CMP process is a critical step for this integration approach, as excessive material needs to be removed and the surface needs to be smoothened. Ideally, the use of high mobility channel materials, in combination with a high-k material as gate oxide, will result in a significantly improved transistor performance compared to devices with Si channels. In this paper we show results of the development for the Ge- and III/V-CMP.

Original languageEnglish
Title of host publicationChina Semiconductor Technology International Conference 2011, CSTIC 2011
Pages647-652
Number of pages6
Edition1
DOIs
Publication statusPublished - 2011
Externally publishedYes
Event10th China Semiconductor Technology International Conference 2011, CSTIC 2011 - Shanghai, China
Duration: 13 Mar 201114 Mar 2011

Publication series

NameECS Transactions
Number1
Volume34
ISSN (Print)1938-5862
ISSN (Electronic)1938-6737

Conference

Conference10th China Semiconductor Technology International Conference 2011, CSTIC 2011
Country/TerritoryChina
CityShanghai
Period13/03/1114/03/11

Fingerprint

Dive into the research topics of 'Ge- and III/V-CMP for integration of high mobility channel materials'. Together they form a unique fingerprint.

Cite this