Abstract
In this chapter, advances in the use of III-V materials for both n- and p-MOSFET devices will be reviewed including progress in gate stack technology and its associated reliability. For the full potential of III-V to be realized in advanced CMOS technology nodes, it must be integrated on 300 mm wafers in order to leverage the benefits of the high-volume manufacturing techniques and toolsets used in advanced Si-CMOS manufacturing. Therefore, a strong emphasis in this chapter is placed on how III-V devices may be integrated onto a Si platform in order to be deployed in a manufacturable VLSI-compatible flow.
| Original language | English |
|---|---|
| Title of host publication | High Mobility Materials for CMOS Applications |
| Publisher | Elsevier |
| Pages | 231-280 |
| Number of pages | 50 |
| ISBN (Electronic) | 9780081020616 |
| ISBN (Print) | 9780081020623 |
| DOIs | |
| Publication status | Published - 1 Jan 2018 |
| Externally published | Yes |
Keywords
- III-V
- III-V FinFET
- III-V GAA
- III-V on Si
- III-V-O-I
- InAs
- InGaAs