Implementing shared memory on mesh-connected computers and on the fat-tree

  • Kieran T. Herley
  • , Andrea Pietracaprina
  • , Geppino Pucci

Research output: Contribution to journalArticlepeer-review

Abstract

We present deterministic upper and lower bounds on the slowdown required to simulate an (n. m)-PRAM on a variety of networks. The upper bounds are based on a novel scheme that exploits the splitting and combining of messages. This scheme can be implemented on an n-node d-dimensional mesh (for constant d) and on an n-leaf pruned butterfly and attains the smallest worst-case slowdown to date for such interconnections, namely, O(n1/d(log(m/n))1-1/d) for the d-dimensional mesh (with constant d) and O(√n log(m/n)) for the pruned butterfly. In fact, the simulation on the pruned butterfly is the first PRAM simulation scheme on an area-universal network. Finally, we prove restricted and unrestricted lower bounds on the slowdown of any deterministic PRAM simulation on an arbitrary network, formulated in terms of the bandwidth properties of the interconnection as expressed by its decomposition tree.

Original languageEnglish
Pages (from-to)123-143
Number of pages21
JournalInformation and Computation
Volume165
Issue number2
DOIs
Publication statusPublished - 15 Mar 2001

Fingerprint

Dive into the research topics of 'Implementing shared memory on mesh-connected computers and on the fat-tree'. Together they form a unique fingerprint.

Cite this