Improvement in Electrical Properties of A1/La2O3/ZrO2/Gate Stack Deposited on LaON Passivated GaAs Substrate

  • Viral N. Barhate
  • , Khushabu S. Agrawal
  • , Vilas S. Patil
  • , Ashok M. Mahajan

Research output: Chapter in Book/Report/Conference proceedingsChapterpeer-review

Abstract

The PEALD deposited La2O3/ZrO2 bilayer high-k on with and without LaON passivated GaAs substrates were investigated. The structural and electrical properties of bilayered MOS capacitors were studied in detailed. The dielectric constant (k) of =20.75, effective oxide charge (Qeff) of 1.094× 1012cm-2, interface trapped density (Dit)1.655× 1012eV-1cm-2 and leakage current density (J}=8.93× 10-5\at\\1V) were obtained for the LaON passivated GaAs MOS capacitor. The lowest capacitance equivalent thickness (CET) of 0.649 nm extracted from C-V curve for LaON passivated GaAs sample.

Original languageEnglish
Title of host publication4th Electron Devices Technology and Manufacturing Conference, EDTM 2020 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728125381
DOIs
Publication statusPublished - Apr 2020
Externally publishedYes
Event4th Electron Devices Technology and Manufacturing Conference, EDTM 2020 - Penang, Malaysia
Duration: 6 Apr 202021 Apr 2020

Publication series

Name4th Electron Devices Technology and Manufacturing Conference, EDTM 2020 - Proceedings

Conference

Conference4th Electron Devices Technology and Manufacturing Conference, EDTM 2020
Country/TerritoryMalaysia
CityPenang
Period6/04/2021/04/20

Keywords

  • bilayer high-k
  • CET
  • interface trap density
  • LaON interfacial layer
  • PEALD

Fingerprint

Dive into the research topics of 'Improvement in Electrical Properties of A1/La2O3/ZrO2/Gate Stack Deposited on LaON Passivated GaAs Substrate'. Together they form a unique fingerprint.

Cite this