Skip to main navigation Skip to search Skip to main content

On the interpretation of MOS impedance data in both series and parallel circuit topologies

  • E. Caruso
  • , J. Lin
  • , S. Monaghan
  • , K. Cherkaoui
  • , L. Floyd
  • , F. Gity
  • , P. Palestri
  • , D. Esseni
  • , L. Selmi
  • , P. K. Hurley

Research output: Contribution to journalArticlepeer-review

Abstract

We investigate the interplay between the series (S) and parallel (P) equivalent circuit representations of the MOS system conductance (G) and capacitance (C) in inversion. Experimental and simulated data for Si and InGaAs MOSCAPs are firstly analyzed mathematically. It is found that by interpreting the measured data in both the series and parallel mode, five independent values are obtained for the magnitude and frequency of the maxima and minima points of the −ωdCS,P/dω and GS,P/ω functions versus angular frequency (ω). The significance and application of the approach is presented and discussed.

Original languageEnglish
Article number108098
JournalSolid-State Electronics
Volume185
DOIs
Publication statusPublished - Nov 2021

Keywords

  • Doping
  • Impedance spectroscopy
  • Minority carrier lifetime
  • MOS characterization
  • Oxide thickness
  • Parameter extraction
  • TCAD

Fingerprint

Dive into the research topics of 'On the interpretation of MOS impedance data in both series and parallel circuit topologies'. Together they form a unique fingerprint.

Cite this