Skip to main navigation Skip to search Skip to main content

Reduced complexity, FPGA implementation of quasi-cyclic LDPC decoder

Research output: Chapter in Book/Report/Conference proceedingsConference proceedingpeer-review

Fingerprint

Dive into the research topics of 'Reduced complexity, FPGA implementation of quasi-cyclic LDPC decoder'. Together they form a unique fingerprint.
Sort by

Computer Science

Engineering

Mathematics