Abstract
This study relates to the heteroepitaxy of InP buffer and InxGa1-xAs channel layers on patterned Si substrates using the defect trapping technique. We focused on the optimization and control of the InP buffer layer in STI trenches to obtain low defect density and high mobility InxGa1-xAs channel layer. The demonstration of III-V heteroepitaxy at scaled dimensions opens the possibility for new applications integrated on Silicon.
| Original language | English |
|---|---|
| Pages (from-to) | 107-112 |
| Number of pages | 6 |
| Journal | ECS Transactions |
| Volume | 61 |
| Issue number | 2 |
| DOIs | |
| Publication status | Published - 2014 |
| Externally published | Yes |
| Event | 6th International Symposium on Dielectrics for Nanosystems: Materials Science, Processing, Reliability and Manufacturing - 225th ECS Meeting - Orlando, United States Duration: 11 May 2014 → 15 May 2014 |