Skip to main navigation Skip to search Skip to main content

Simulation of junctionless Si nanowire transistors with 3 nm gate length

Research output: Contribution to journal › Article › peer-review

Fingerprint

Dive into the research topics of 'Simulation of junctionless Si nanowire transistors with 3 nm gate length'. Together they form a unique fingerprint.
Sort by

Engineering

Material Science