Synthesizing testable systolic arrays

Research output: Contribution to conferencePaperpeer-review

Abstract

The testability of a design can be assessed subjectively using estimates and a scoring system. Objective assessment requires a Test Vector Generation (TVG) effort as well as Design for Test (DFT) hardware changes. However assessing the testability of different systolic arrays which implement the same algorithm can contain a large TVG cost. We develop an integrated design and test methodology for systolic arrays, which generates a set of test vectors early in the design cycle, thus eliminating the TVG cost from the design evaluation. Hence testability can be considered alongside traditional design considerations such as performance.

Original languageEnglish
Pages61-72
Number of pages12
Publication statusPublished - 1996
Externally publishedYes
EventProceedings of the 1994 3rd International Conference on the Economics of Design, Test, and Manufacturing - Austin, TX, USA
Duration: 16 May 199417 May 1994

Conference

ConferenceProceedings of the 1994 3rd International Conference on the Economics of Design, Test, and Manufacturing
CityAustin, TX, USA
Period16/05/9417/05/94

Fingerprint

Dive into the research topics of 'Synthesizing testable systolic arrays'. Together they form a unique fingerprint.

Cite this