Two D flip-flops based on bistable-gated-bipolar devices

X. Cheng; R. Duane; A. Mathewson

doi:10.1049/el:20058258

Two D flip-flops based on bistable-gated-bipolar devices

X. Cheng
, R. Duane
, A. Mathewson

Tyndall IPES (Integrated Power)

University College Cork

Research output: Contribution to journal › Article › peer-review

Abstract

The features of two D flip-flops (DFF) - a constant-load bistable-grated-bipolar (CLBGB) DFF (CMOS latch) and a variable-load bistable-grated-bipolar (VLBGB) DFF were compared. These two DFFs were formed by cascading a pair of master and slave latches. The functions and speed of both types were evaluated by implementing it as a divide-by-two counter. The results showed that BGB DFFs has improved speed over CMOS DFF, which is attributed to the capacitance reduction along the data path by replacing the feedback branches with storage cells.

Original language	English
Pages (from-to)	305-306
Number of pages	2
Journal	Electronics Letters
Volume	41
Issue number	6
DOIs	https://doi.org/10.1049/el:20058258
Publication status	Published - 17 Mar 2005

Access to Document

10.1049/el:20058258

Cite this

@article{ce6f89f20c7f4a748eb3143584c15dea,

title = "Two D flip-flops based on bistable-gated-bipolar devices",

abstract = "The features of two D flip-flops (DFF) - a constant-load bistable-grated-bipolar (CLBGB) DFF (CMOS latch) and a variable-load bistable-grated-bipolar (VLBGB) DFF were compared. These two DFFs were formed by cascading a pair of master and slave latches. The functions and speed of both types were evaluated by implementing it as a divide-by-two counter. The results showed that BGB DFFs has improved speed over CMOS DFF, which is attributed to the capacitance reduction along the data path by replacing the feedback branches with storage cells.",

author = "X. Cheng and R. Duane and A. Mathewson",

year = "2005",

month = mar,

day = "17",

doi = "10.1049/el:20058258",

language = "English",

volume = "41",

pages = "305--306",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "John Wiley \& Sons Inc.",

number = "6",

}

TY - JOUR

T1 - Two D flip-flops based on bistable-gated-bipolar devices

AU - Cheng, X.

AU - Duane, R.

AU - Mathewson, A.

PY - 2005/3/17

Y1 - 2005/3/17

N2 - The features of two D flip-flops (DFF) - a constant-load bistable-grated-bipolar (CLBGB) DFF (CMOS latch) and a variable-load bistable-grated-bipolar (VLBGB) DFF were compared. These two DFFs were formed by cascading a pair of master and slave latches. The functions and speed of both types were evaluated by implementing it as a divide-by-two counter. The results showed that BGB DFFs has improved speed over CMOS DFF, which is attributed to the capacitance reduction along the data path by replacing the feedback branches with storage cells.

AB - The features of two D flip-flops (DFF) - a constant-load bistable-grated-bipolar (CLBGB) DFF (CMOS latch) and a variable-load bistable-grated-bipolar (VLBGB) DFF were compared. These two DFFs were formed by cascading a pair of master and slave latches. The functions and speed of both types were evaluated by implementing it as a divide-by-two counter. The results showed that BGB DFFs has improved speed over CMOS DFF, which is attributed to the capacitance reduction along the data path by replacing the feedback branches with storage cells.

UR - https://www.scopus.com/pages/publications/16244397759

U2 - 10.1049/el:20058258

DO - 10.1049/el:20058258

M3 - Article

AN - SCOPUS:16244397759

SN - 0013-5194

VL - 41

SP - 305

EP - 306

JO - Electronics Letters

JF - Electronics Letters

IS - 6

ER -

Two D flip-flops based on bistable-gated-bipolar devices

Abstract

Access to Document

Other files and links

Fingerprint

Cite this